

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Won Sun Shin et al.

Assignee:

Amkor Technology, Inc.

Title:

SEMICONDUCTOR PACKAGE AND METHOD FOR FABRICATING

THE SAME

Serial No.:

10/825,670

Filed:

April 14, 2004

Examiner:

Chuong A. Luu

Group Art Unit:

2818

Docket No.:

GK0012RI

CERTIFICATE OF TRANSLATION OF FOREIGN PRIORITY DOCUMENT UNDER 37 C.F.R. § 1.55(a)

Attached hereto as Exhibit A is an English language translation of Korean Patent Application 1999-37925, which was filed in Korea on September 7, 1999. I, the undersigned, hereby certify that the English language translation attached as Exhibit A is an accurate translation of Korean patent Application 1999-37925.

By: Howy Sung ? 2n

Print Name: HONG SEUNG-JIN

Dated: December 20, 2005

GUNTERON, NEEKAY & MODCHON, L.L.P. Gurden West Office Plaza 1909 Gurden Reed, Safes 220 Manterny, CA 93940 (E11) 635-0880



1999-37925

TITLE: SEMICONDUCTOR PACKAGE SUBSTRATE AND METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGES USING THE SAME

[ABSTRACT]

Disclosed is a semiconductor package substrate which makes it possible to simultaneously realize tens of or hundreds of ultra-slim semiconductor packages on a single substrate, minimize warpage during a wire bonding or molding process, and easily remove tape, which has been attached manufacturing processes, and a method for manufacturing semiconductor packages using the same. The semiconductor package substrate includes a resin layer having a number of sub-strips connected to one another to constitute a main-strip while slots extend a predetermined length and act as boundaries among the sub-strips, each sub-strip having a number of through-holes grouped in predetermined rows and columns while being spaced a predetermined distance from one another so that a semiconductor chip can be positioned thereon; a conductive circuit pattern having bond fingers and ball lands formed on a surface of the resin layer along an outer peripheral edge of the through-holes of the sub-strips so that semiconductor chips can be connected to the bond fingers by connection means and conductive balls can be melted and attached to the ball lands; and a cover coat formed on a surface of the resin layer and the

circuit pattern while exposing the bond fingers and the ball lands.

[REPRESENTATIVE FIGURE]

5 FIG. 1a

[SPECIFICATION]

[BRIEF DESCRIPTION OF THE DRAWINGS]

FIGs. 1a and 1b are top and bottom views showing a 10 semiconductor package substrate according to the present invention, respectively;

FIG. 2 is a bottom view showing a substrate according to the present invention, which has tape attached thereto;

FIGs. 3a to 3h show a series of steps of a method for manufacturing semiconductor packages according to the present invention, respectively; and

FIG. 4 is a sectional view showing a conventional ultraslim semiconductor package.

20 [BRIEF DESCRIPTION OF REFERENCE NUMERALS]

100: substrate

2: sub-strip

4: main-strip

6: resin layer

- 8: through-hole
- 12: bond finger
- 14: ball land
- 16: cover coat
- 5 18: ground ring
 - 22: ground plane
 - 24: coverlay tape
 - 26: slot
 - 28: index hole
- 10 82: punch
 - 200: semiconductor package
 - 42: semiconductor chip
 - 44: connection means
 - 46: sealant
- 15 48: conductive ball

[DETAILED DESCRIPTION OF THE INVENTION]

[OBJECT OF THE INVENTION]

[RELATED FIELD OF THE INVENTION AND PRIOR ART]

The present invention relates to a semiconductor package substrate and a method for manufacturing semiconductor packages using the same. More particularly, the present invention relates to a semiconductor package substrate which makes it possible to simultaneously realize tens of or hundreds of

ultra-slim semiconductor packages on a single substrate, minimize warpage during a wire bonding or molding process, and easily remove tape, which has been attached during manufacturing processes, and a method for manufacturing 5 semiconductor packages using the same.

According to current trends towards lightness, slimness, and compactness of semiconductor chips, as well as compactness of various electronic devices, semiconductor packages, which support semiconductor chips on motherboards and mediate input/output signals, have been manufactured in an ultra-slim type or in a chip size.

FIG. 4 shows a conventional ultra-slim semiconductor package 200', the structure of which will now be described briefly with reference to the drawing.

As shown, a substrate 100' includes a semiconductor chip 42', which has an input/output pad formed on a surface thereof. The substrate 100' has a through-hole 8' formed along the outer peripheral edge of the semiconductor chip 42' to position it thereon. The substrate 100' has a resin layer 6', as a basic layer, and a circuit pattern, including a number of bond fingers 12' and ball lands 14', formed on a surface of the resin layer 6'. The surface of the resin layer 6' and the circuit pattern is coated with a cover coat 16' while exposing the bond fingers 12' and the ball lands 14'. The input/output

pad of the semiconductor chip 42' is electrically connected to the bond fingers 12' of the substrate 100' by electrical connection means 44', such as conductive wires. The semiconductor chip 42', which is positioned within the through-5 hole 8' of the substrate 100', the connection means 44', and a part of the substrate 100' are all enclosed with a sealant 46' while exposing a surface of the semiconductor chip 42' to the exterior of the sealant 46'. A number of conductive balls 48' are melted and attached to the ball lands 14' of the substrate 100' to be mounted on a motherboard later.

A method for manufacturing semiconductor packages, constructed as above, will now be described briefly.

A substrate is provided, which has a resin layer as a basic layer and a number of bond fingers and ball lands formed on a surface of the resin layer. The substrate is coated with a cover coat while exposing the bond fingers and the ball lands. The substrate has a through-hole formed at the center thereof. The substrate normally has a number of units formed within a single unit to obtain separate semiconductor packages.

A semiconductor chip, which has a number of input/output pads on a surface thereof, is positioned within the through-hole of the substrate. Coverlay tape (not shown) is attached to a surface of the substrate to close the through-hole, and the semiconductor chip is attached to the coverlay tape.

20

The input/output pads of the semiconductor chip are electrically connected to the bond fingers of the substrate by electrical connection means.

Predetermined regions of the semiconductor chip within the through-hole, the connection means, and the substrate are molded with a sealant.

A number of conductive balls are melted and attached to the ball lands, which are formed on the substrate, to form final input/output terminals. Then, the coverlay tape is removed from the substrate.

Finally, the strip-shaped substrate is subjected to singulation to obtain separate semiconductor packages, which correspond to the respective units.

Meanwhile, recent ultra-slim semiconductor packages cover

an area of about 5mm X 5mm and have a thickness of about 1mm.

As a result, it seems possible to simultaneously realize tens of or hundreds of semiconductor packages on a single substrate.

However, no substrate is currently manufactured, which makes it possible to manufacture tens of or hundreds of semiconductor packages.

When a substrate is manufactured, coverlay tape is attached to a surface of the substrate so that semiconductor chips can be molded. The coverlay tape has a different thermal

expansion coefficient from that of the substrate and causes various problems.

In particular, the difference in thermal expansion coefficient between the substrate and the coverlay tape causes 5 warpage of the substrate during a wire bonding or molding process, which requires a high temperature condition. results in poor wire bonding and molding and seriously degrades the reliability of semiconductor packages.

In addition, semiconductor chips of conventional ultraslim semiconductor packages may accumulate static electricity during a molding process. If the static electricity is abruptly discharged, it may damage the semiconductor chips or cause circuit patterns of the substrate to short-circuit. This problem must be solved rapidly.

When semiconductor packages are manufactured, as mentioned above, coverlay tape must be attached to and removed from the substrate. The coverlay tape tends to be attached to an entire surface of the substrate and is not easily removed. excessive force is applied to remove the coverlay tape, the 20 substrate may be damaged.

[TECHNICAL OBJECT TO ACHIEVE]

15

Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide a semiconductor package substrate which makes it possible to simultaneously realize tens of or hundreds of ultra-slim semiconductor packages on a single substrate, minimize warpage during a wire bonding or molding process, easily remove tape, which has been attached during manufacturing processes, and minimize influence of static electricity, as well as a method for manufacturing semiconductor packages using the same.

10 [CONSTRUCTION AND OPERATION OF THE INVENTION]

In order to accomplish these objects, there is provided a semiconductor package substrate including a resin layer having a number of sub-strips connected to one another to constitute a main-strip while slots extend a predetermined length and act as boundaries among the sub-strips, each sub-strip having a number of through-holes grouped in predetermined rows and columns while being spaced a predetermined distance from one another so that a semiconductor chip can be positioned thereon; a conductive circuit pattern having bond fingers and ball lands formed on a surface of the resin layer along an outer peripheral edge of the through-holes of the sub-strips so that semiconductor chips can be connected to the bond fingers by connection means and conductive balls can be melted and attached to the ball lands; and a cover coat formed on a

surface of the resin layer and the circuit pattern while exposing the bond fingers and the ball lands.

Preferably, the resin layer has a ground ring formed on a surface opposite to the circuit pattern. Preferably, the ground ring is electrically connected to at least one circuit pattern.

Preferably, the resin layer has a ground plane formed along an outer peripheral edge of each sub-strip with a predetermined area while being exposed by the cover coat and electrically connected to the ground ring.

Coverlay tape may be attached to a surface of the substrate constituting the main-strip. Preferably, separate pieces of the coverlay tape are attached to the respective substrips. Preferably, a portion of each piece of the coverlay tape covers. a slot formed at an interface between two substrips.

In accordance with another aspect of the present invention, there is provided a method for manufacturing semiconductor packages including the steps of providing a semiconductor package substrate including a resin layer having a number of sub-strips connected to one another to constitute a main-strip while slots extend a predetermined length and act as boundaries among the sub-strips, each sub-strip having a number of through-holes grouped in predetermined rows and columns

20

while being spaced a predetermined distance from one another so that a semiconductor chip can be positioned thereon, a conductive circuit pattern having bond fingers and ball lands formed on a surface of the resin layer along an outer peripheral edge of the through-holes of the sub-strips so that semiconductor chips can be connected to the bond fingers by connection means and conductive balls can be melted and attached to the ball lands, and a cover coat formed on a surface of the resin layer and the circuit pattern while 10 exposing the bond fingers and the ball lands; attaching coverlay tape to a surface of each sub-strip of the substrate to cover each through-hole of the sub-strip; positioning semiconductor chips in the respective through-holes attaching the semiconductor chips to the coverlay tape; 15 connecting the semiconductor chips to the bond fingers on the outer peripheral edge of the through-holes with electrical connection means; filling the through-holes with a sealant to protect the semiconductor chips and the connection means from external environments; removing the coverlay tape from the substrate; melting and attaching conductive balls to the ball lands on the outer peripheral edge of the through-holes; and cutting the outer peripheral edge of the through-holes to obtain separate semiconductor packages in a singulation process.

Preferably, in the step of attaching coverlay tape, separate pieces of the coverlay tape are attached to respective surfaces of the sub-strips.

Preferably, in the step of attaching coverlay tape, a portion of each piece of the coverlay tape covers a slot formed at an interface between two sub-strips.

Preferably, in the step of removing the coverlay tape, a punch is forced through a slot formed at an interface between two sub-strips to separate a portion of the coverlay tape from the substrate.

The semiconductor package substrate and method for manufacturing semiconductor packages using the same according to the present invention are advantageous in that, since a substrate has a main-strip including a number of sub-strips, each of which has a number of through-holes formed thereon, tens of or hundreds of ultra-slim semiconductor packages can be realized simultaneously on a single substrate.

Separate pieces of coverlay tape are attached to respective sub-strips to minimize warpage resulting from the difference in thermal expansion coefficient, which increases in proportion to the length, and prevent defects from occurring during processes for manufacturing semiconductor packages.

The coverlay tape can be easily removed from the substrate with minimal damage thereto by passing a punch through the

slot, which is formed at the interface between two sub-strips, to separate an end of the coverlay tape during processes for manufacturing semiconductor packages.

The substrate has ground rings or ground planes additionally formed thereon to prevent the semiconductor chips or the circuit patterns of the substrate from being damaged by abrupt discharge of static elasticity.

A preferred embodiment of the present invention will now be described in detail with reference to the accompanying drawings.

10

15

FIGs. 1a and 1b are top and bottom views showing a substrate 100 for semiconductor packages 200 according to the present invention, respectively, and FIG. 2 is a bottom view of the substrate 100 with coverlay tape 24 attached to a surface thereof.

A resin layer 6 is provided in an approximately rectangular shape as a basic material. A sub-strip 2 has a number of through-holes 8 grouped in a number of rows and columns (i.e. in a matrix shape) while being spaced a predetermined distance from another, one so that a semiconductor chip (not shown) can be positioned thereon. Α number of sub-strips 2 are connected to one another in the transverse direction and constitute a main-strip 4 in such a manner that their slots 26, which extend a predetermined

distance in the longitudinal direction, act as borders between them.

Each sub-strip 2 has bond fingers 12 formed on a surface of the resin layer 6 along the outer peripheral edge of the through-holes 8, in order to be to a semiconductor chip 42 by electrical connection means 44 (e.g. gold wires or aluminum wires), and ball lands 14 connected to the bond fingers 12 so that conductive balls 48 (e.g. solder balls) can be melted and attached thereto later. The bond fingers 12 and the ball lands 14 are defined as conductive circuit patterns.

The surface of the resin layer 6 and the circuit patterns is coated with a cover coat 16 using a high-molecular resin while exposing the bond fingers 12 and the ball lands 14 to the exterior. The cover coat 16 protects the circuit patterns from external environments and secures the overall rigidity of the substrate 100.

The resin layer 6 has a conductive ground ring 18 formed along the outer peripheral edge of each through-hole 8 in an approximately square shape while being electrically connected to at least one circuit pattern. More particularly, the ground rings 18 are positioned opposite to a surface on which the circuit patterns, including the bond fingers 12 and the ball lands 14, are formed while being connected to the circuit patterns by via-holes (not shown). The ground rings 18 provide

the semiconductor chip 42 with a ground and improve the overall rigidity of the substrate 100. The surface of the ground rings 18 may be coated with a cover coat 16. Alternatively, the ground rings 18 may be attached to a surface of the resin layer 8 with an adhesive, without any coating, as is obvious to those skilled in the art.

The resin layer 6 has conductive ground planes 22 formed on a surface thereof near the periphery of the substrate 100 with a predetermined area. The ground planes 22 are exposed by the cover coat and are electrically connected to the ground rings 18. The ground planes 22 may be formed on both surfaces of the resin layer 6, in contrast to the ground rings 18, to facilitate discharge of static elasticity, which may occur during manufacturing processes, to the exterior.

The circuit patterns, including the bond fingers 12 and the ball lands 14, the ground rings 18, and the ground planes 22 are preferably made of copper (Cu) film. However, the material is not limited to that herein, and any conductivity material may be used.

Each sub-strip 2 may have adhesive coverlay tape 24 attached to a surface thereof, as shown in FIG. 2. The coverlay tape 24 may have the same size as the main-strip 4 to cover an entire surface of the main-strip 4. Preferably, separate pieces of the coverlay tape 24 are attached to

20

respective surfaces of sub-strips 2 so that the difference in thermal expansion coefficient, which increases in proportion to the length, can become smaller.

Preferably, each piece of coverlay tape 24 covers the slot 26, which is positioned at the interface between two sub-strips 2, so that the coverlay tape 24 can be easily removed in the process for manufacturing semiconductor packages 200 (described later).

Reference numeral 28 refers to an index hole for loading 10 and retaining the substrate 100 on various manufacturing equipment.

As mentioned above, the substrate 100 for semiconductor packages 200 according to the present invention has a mainstrip 4 including a number of sub-strips 2, each of which has a number of through-holes 8, so that tens of or hundreds of ultra-slim semiconductor packages can be simultaneously realized on a single substrate.

Each sub-strip 2 has its own coverlay tape 24 attached thereto, in order to minimize warpage resulting from the 20 difference in thermal expansion coefficient, which increases in proportion to the length.

The coverlay tape 24 can be removed easily with minimal damage to the substrate 100. The ground rings 18 and the

ground planes 22 increase the rigidity of the substrate 100 and minimize influence of static electricity.

FIGs. 3a to 3h show a series of steps of a method for manufacturing semiconductor packages according to the present invention, respectively.

A semiconductor package substrate 100 is provided, which includes a resin layer 6 and conductive circuit patterns. resin layer 6 has a number of sub-strips 2, which constitute a main-strip 4. Each sub-strip 2 has a number of through-holes 8 10 grouped in a number of rows and columns while being spaced a predetermined distance from one another, semiconductor chip 42 can be positioned thereon. The conductive circuit patterns include bond fingers 12 and ball lands 14 positioned on the resin layer 6 along the outer peripheral edge of the through-holes 8 of the sub-strips 2, so that the bond fingers 12 can be connected to semiconductor chips 42 by connection means 44 and conductive balls 48 can be melted and attached to the ball lands 14 in the following The surface of the resin layer 6 and the circuit process. 20 patterns is coated with a cover coat 16 while exposing the bond fingers 12 and the ball lands 14 (refer to FIGs. 1a, 1b, and 3a).

Each sub-strip 2 of the substrate 100 has coverlay tape 24 attached to a surface thereof to close every through-hole 8 formed on the sub-strip 2 (FIG. 3b).

Preferably, separate pieces of coverlay tape 24 are attached to the respective surfaces of the sub-strips 2 with a predetermined spacing, in order to lessen the difference in thermal expansion coefficient, which increases in proportion to the length, and avoid warpage of the substrate 100 during processes for manufacturing semiconductor packages 200. The coverlay tape 24 preferably covers the slot 26, which is positioned at the interface between two sub-strips 2.

Semiconductor chips 42 are positioned in the respective through-holes 8 of the substrate 100 with a surface thereof being attached to the coverlay tape 24 (FIG. 3c).

The semiconductor chips 42 are connected to the bond fingers 12 on the outer peripheral edge of the through-holes 8 with electrical connection means 44, such as gold wires or aluminum wires (FIG. 3d).

15

The through-holes 8 are molded with a sealant 46, such as an epoxy molding compound or a liquid sealant, to protect the semiconductor chips 42 and the connection means 44 from external environments (FIG. 3e).

Conductive balls 48, such as solder balls, are melted and attached to the ball lands 14 on the outer peripheral edge of the through-holes 8 (FIG. 3f).

The coverlay tape 24 is removed from the substrate 100 5 (FIG. 3g).

Particularly, the coverlay tape 24 is removed by passing a punch 32 through the slot 26, which is formed at the interface between two sub-strips 2, to separate a side of the coverlay tape 24 from the substrate 100. In this manner, the coverlay tape 24 is easily removed from a surface of the sub-strips 2.

The outer peripheral edge of each through-hole 8 is cut in a singulation process to obtain separate semiconductor packages 200 (FIG. 3h).

Although a preferred embodiment of the present invention

15 has been described for illustrative purposes, those skilled in
the art will appreciate that various modifications, additions
and substitutions are possible, without departing from the
scope and spirit of the invention as disclosed in the
accompanying claims.

20

[EFFECT OF THE INVENTION]

The semiconductor package substrate and method for manufacturing semiconductor packages using the same according to the present invention are advantageous in that, since a

substrate has a main-strip including a number of sub-strips, each of which has a number of through-holes formed thereon, tens of or hundreds of ultra-slim semiconductor packages can be realized simultaneously on a single substrate.

Separate pieces of coverlay tape are attached to respective sub-strips to minimize warpage resulting from the difference in thermal expansion coefficient, which increases in proportion to the length, and to prevent defects from occurring during processes for manufacturing semiconductor packages.

The coverlay tape can be easily removed from the substrate with minimal damage thereto by passing a punch through the slot, which is formed at the interface between two sub-strips, to separate an end of the coverlay tape during processes for manufacturing semiconductor packages.

The substrate has ground rings or ground planes additionally formed thereon to prevent the semiconductor chips or the circuit patterns of the substrate from being damaged by abrupt discharge of static elasticity.

20 (57) CLAIMS

1. A semiconductor package substrate comprising:

a resin layer having a number of sub-strips connected to one another to constitute a main-strip while slots extend a predetermined length and act as boundaries among the sub-

strips, each sub-strip having a number of through-holes grouped in predetermined rows and columns while being spaced a predetermined distance from one another so that a semiconductor chip can be positioned thereon;

a conductive circuit pattern having bond fingers and ball lands formed on a surface of the resin layer along an outer peripheral edge of the through-holes of the sub-strips so that semiconductor chips can be connected to the bond fingers by connection means and conductive balls can be melted and attached to the ball lands; and

a cover coat formed on a surface of the resin layer and the circuit pattern while exposing the bond fingers and the ball lands.

- The semiconductor package substrate as claimed in claim
 wherein the resin layer has a ground ring formed on a surface opposite to the circuit pattern.
- The semiconductor package substrate as claimed in claim
 20 2, wherein the ground ring is electrically connected to at least one circuit pattern.
 - The semiconductor package substrate as claimed in claim
 wherein the resin layer has a ground plane formed along an

outer peripheral edge of each sub-strip with a predetermined area while being exposed by the cover coat and electrically connected to the ground ring.

- 5 5. The semiconductor package substrate as claimed in claim 1, wherein coverlay tape is attached to a surface of the substrate constituting the main-strip.
- The semiconductor package substrate as claimed in claim
 4, wherein separate pieces of the coverlay tape are attached to the respective sub-strips.
- 7. The semiconductor package substrate as claimed in claim 6, wherein a portion of each piece of the coverlay tape covers a slot formed at an interface between two sub-strips.
 - 8. A method for manufacturing semiconductor packages comprising the steps of:

providing a semiconductor package substrate including a resin layer having a number of sub-strips connected to one another to constitute a main-strip while slots extend a predetermined length and act as boundaries among the substrips, each sub-strip having a number of through-holes grouped in predetermined rows and columns while being spaced a

predetermined distance from one another so that a semiconductor chip can be positioned thereon, a conductive circuit pattern having bond fingers and ball lands formed on a surface of the resin layer along an outer peripheral edge of the through-holes of the sub-strips so that semiconductor chips can be connected to the bond fingers by connection means and conductive balls can be melted and attached to the ball lands, and a cover coat formed on a surface of the resin layer and the circuit pattern while exposing the bond fingers and the ball lands;

attaching coverlay tape to a surface of each sub-strip of the substrate to cover each through-hole of the sub-strip;

10

20

positioning semiconductor chips in the respective throughholes and attaching the semiconductor chips to the coverlay tape;

15 connecting the semiconductor chips to the bond fingers on the outer peripheral edge of the through-holes with electrical connection means;

filling the through-holes with a sealant to protect the semiconductor chips and the connection means from external environments;

removing the coverlay tape from the substrate;

melting and attaching conductive balls to the ball lands on the outer peripheral edge of the through-holes; and

cutting the outer peripheral edge of the through-holes to obtain separate semiconductor packages in a singulation process.

- 9. The method for manufacturing semiconductor packages as claimed in claim 8, wherein, in the step of attaching coverlay tape, separate pieces of the coverlay tape are attached to respective surfaces of the sub-strips.
- 10. The method for manufacturing semiconductor packages as claimed in claim 9, wherein, in the step of attaching coverlay tape, a portion of each piece of the coverlay tape covers a slot formed at an interface between two sub-strips.
- 11. The method for manufacturing semiconductor packages as claimed in claim 8, wherein, in the step of removing the coverlay tape, a punch is forced through a slot formed at an interface between two sub-strips to separate a portion of the coverlay tape from the substrate.




FIG.1b




FIG.2




FIG.3a




FIG.3b




FIG.3c




FIG.3d




FIG.3e




FIG.3f




FIG.3g




FIG.3h




FIG.4

